Inkjet printing technology has emerged as one of the most promising device fabrication methods for low-cost electronics[@b1]. Its direct, additive patterning capability significantly reduces material waste and processing time compared to conventional subtractive patterning methods such as photolithography and etching/lift-off. In addition, patterns to be printed can be easily altered without replacing physical masks such as costly photo or shadow masks since patterns are digitally designed. Various functional materials, including polymers[@b2], amorphous oxides[@b3][@b4][@b5][@b6], single-walled carbon nanotubes (SWCNTs)[@b5][@b6][@b7][@b8], and emerging low-dimensional materials[@b9][@b10][@b11][@b12], have been deposited by inkjet printing and have shown great promise in electronic applications. Recently, it also has been shown that a printing technique can be employed to produce aligned graphene nanoribbons in large area[@b13]. In particular, semiconducting SWCNTs have been extensively explored in diverse disciplines due to their superb electrical, mechanical, and chemical properties[@b14][@b15][@b16]. Such properties have been highlighted in high performance transistors and circuits[@b5][@b17][@b18], flexible electronics[@b15][@b16], and chemical/biosensors[@b19][@b20][@b21][@b22].

Semiconducting SWCNTs are intrinsically ambipolar materials; however, they typically exhibit unipolar p-type behavior under ambient conditions because of adsorbed oxygen and moisture[@b16][@b23][@b24]. In order to construct complementary circuits, which are the most robust and power efficient circuit technology for integrated circuits, materials with different doping types are needed for semiconductors in thin-film transistor (TFT) based circuits. One method for achieving this goal is to combine n-channel semiconducting oxides with p-channel SWCNTs[@b5][@b6][@b25]. Alternatively, SWCNTs can realize n-type or ambipolar behavior by employing approaches such as chemical doping[@b26][@b27][@b28][@b29][@b30], covering with appropriate dielectrics[@b31][@b32][@b33][@b34][@b35][@b36][@b37][@b38][@b39], and using low work function metal contacts[@b40][@b41][@b42]. Several basic complementary or complementary-like circuits have been successfully demonstrated by employing the same semiconducting channel materials, SWCNTs, for different conductivity type of transistors[@b8][@b26][@b27][@b29][@b32][@b33][@b34][@b37][@b38][@b39][@b43]. However, none of these circuits have been fabricated by photo or shadow mask-free methods. It should also be noted that complementary SWCNT circuit sensors have not yet been achieved, while numerous SWCNT transistor based sensors have been reported previously[@b19][@b20][@b21][@b22]. Complementary ring oscillator (ROSC) circuit based sensors possess advantages over single transistor based sensors such as a natural recovery of the drain current in TFTs[@b44]. The decrease in drain current over time in TFT-based sensors can make it difficult to extract the changes due to chemical responses. This can be mitigated in ROSC based sensors by naturally cycling each transistor gate bias, between *V*~*DD*~ and GND. ROSC based sensors can also provide already digitized data that can be measured by the frequency variations.

Very recently, a few complementary-like circuits with ambipolar and p-type SWCNT TFTs have been demonstrated[@b8][@b38][@b43]. In this paper, we present inkjet printed complementary-like circuits based on ambipolar and p-type SWCNT TFTs fabricated by photo/shadow mask-free methods. We also show that these circuits are sensitive to chemical vapors, suggesting their use in the design of chemical sensors. Inkjet printing is employed in a more complex circuit fabrication scheme, rather than unit TFTs, where all seven layers are deposited or patterned by inkjet printing. In these circuits, ambipolar and p-type TFTs in the circuits are implemented on different planes as a three-dimensional integrated circuit demonstration, which is not possible with conventional semiconductor materials. A shared Al~2~O~3~ layer is utilized for conductivity type conversion (from p- to ambipolar-type) and gate dielectric layers for p-TFTs whose channels are open to the air. Various complementary-like circuits, which include inverters, ROSCs, and NAND gates, are demonstrated. In addition, SWCNTs are exposed to acetone vapor, which is an exemplary polar analyte, to investigate the effects of chemical vapors on these circuits.

Results and Discussion
======================

[Figure 1](#f1){ref-type="fig"} illustrates the fabrication process of an inkjet printed inverter based on ambipolar and p-type SWCNTs and its schematic cross-section. Ambipolar and p-type SWCNT TFTs were integrated on the same glass substrate using inkjet printing. The second Al~2~O~3~ layer was deposited to convert as-printed p-type SWCNTs to ambipolar SWCNTs[@b32][@b36] and to serve as gate dielectrics for p-type SWCNT TFTs whose semiconducting channels were open to the air. The completed devices were composed of seven layers, which were either deposited as uniform coatings or patterned by inkjet printing without the use of shadow masks or photolithography.

[Figure 2a and b](#f2){ref-type="fig"} show transfer characteristics (*I*~*D*~ − *V*~*GS*~) of the p-type (before and under acetone vapor exposure) and ambipolar SWCNT TFTs, respectively. Device characteristic parameters (hole and electron mobilities for p- and ambipolar TFTs, respectively, log (*I*~*on*~/*I*~*off*~), threshold voltage (*V*~*th*~), subthreshold swing (S. S.)) of the ambipolar and p-type SWCNT TFTs in forward sweeps are listed in [Table 1](#t1){ref-type="table"}. The parameters for the ambipolar TFTs were extracted at n-channel operation mode (at positive *V*~*GS*~ and *V*~*DS*~) since the ambipolar TFTs were employed as pull-down TFTs in our complementary-like circuits. The mobility values were calculated using [equation (1)](#eq1){ref-type="disp-formula"}:

where *L* is the channel length, *W* is the channel width, and *C*~*ox*~ = 161 nF cm^−2^ is the areal capacitance of the dielectrics. Metal (Ti/Au)-insulator (Al~2~O~3~)-metal (Ni) capacitors were fabricated to measure *C*~*ox*~ as described in previous work[@b6].

SWCNT TFTs whose channels are exposed to air typically show p-type behavior with hysteresis ([Fig. 2a](#f2){ref-type="fig"}) due to adsorption of oxygen and moisture[@b16][@b23][@b24]. However, ambipolar SWCNT TFTs, whose channels are covered with Al~2~O~3~, exhibit ambipolar behavior[@b32][@b36] as shown in [Fig. 2b](#f2){ref-type="fig"}, where both electrons and holes are transported in a single device and the magnitudes of the electron and hole currents are determined by bias conditions. In order to investigate the effects of polar molecule vapors, acetone was delivered to the channel of the p-TFT. Under acetone vapor exposure, the mobility value increased and *I*~*off*~ and S. S. decreased compared to corresponding values before acetone vapor exposure. These favorable changes in device characteristics are attributed to the polar molecule's partial neutralization of charged impurities/defects in the channel[@b45][@b46]. On the other hand, the hysteresis window in [Fig. 2a](#f2){ref-type="fig"} becomes larger under acetone vapor exposure due to the acetone molecule reorientation in response to the electric field direction[@b46]. Such noticeable device characteristic changes under acetone vapor exposure were not observed in the ambipolar SWCNT TFTs since the channels of the ambipolar TFTs were encapsulated by Al~2~O~3~. It also has been shown that no observable changes occur when a non-polar molecule, such as hexane, is delivered to the channel of p-type SWCNT TFTs[@b46]. [Figure 2c and d](#f2){ref-type="fig"} show output characteristics (*I*~*D*~ − *V*~*DS*~) of the p-type (before and under acetone vapor exposure) and ambipolar SWCNT TFTs, respectively.

The p-type TFT (as a pull-up transistor) and the ambipolar TFT (as a pull-down transistor) were connected to construct a complementary-like inverter as shown in inset of [Fig. 3a](#f3){ref-type="fig"}. Voltage transfer characteristics (VTCs) ([Fig. 3a](#f3){ref-type="fig"}) of the inverter based on p-type and ambipolar SWCNT TFTs show non-constant *V*~*OUT*~ (slightly increasing with increase of *V*~*IN*~) at low *V*~*IN*~, while almost constant *V*~*OUT*~ is shown at high *V*~*IN*~. This is because the ambipolar TFT shows super-linear current increase (due to minority carrier injection) instead of complete turn-off while the p-TFT operates in the linear regime at low *V*~*IN*~, whereas the p-TFT shows almost constant off-current while the ambipolar TFT operates in the linear regime at high *V*~*IN*~ as shown in [Fig. 2c and d](#f2){ref-type="fig"}. VTCs of inverters composed of two ambipolar TFTs show different curve shapes where *V*~*OUT*~ at both low and high *V*~*IN*~ slightly increase with increase of *V*~*IN*~[@b17][@b35][@b36][@b47]. The static power dissipation in the inverter composed of p-type and ambipolar TFTs is lower than that in the inverter composed of two ambipolar TFTs. The power dissipation decreases at high *V*~*IN*~, where p-TFT is turned off, in the inverter based on p-type and ambipolar TFTs ([Supplementary Fig. S1](#S1){ref-type="supplementary-material"}), whereas the power dissipation increases at both low and high *V*~*IN*~ in the inverter based on only ambipolar TFTs[@b5].

Effects of the polar acetone vapor on the inverter circuit were also investigated by delivering acetone vapor to the channel of the p-TFT. VTCs under acetone vapor exposure show lower *V*~*OUT*~ (closer to GND) at high *V*~*IN*~ and shift to the left along the axis of *V*~*IN*~ with a larger hysteresis as shown in [Fig. 3a](#f3){ref-type="fig"}. In the case of an ideal complementary inverter, VTCs show rail-to-rail swing (from *V*~*DD*~ to GND) without voltage loss at low and high *V*~*IN*~ since one transistor is turned off while the other transistor is turned on. In our case, the ambipolar characteristics in the pull-down transistor described above causes voltage loss at low *V*~*IN*~, and relatively high off-current in the p-TFT results in voltage loss at high *V*~*IN*~ before acetone vapor exposure. By lowering off-current in the p-TFT under acetone vapor exposure as shown in [Fig. 2c](#f2){ref-type="fig"}, *V*~*OUT*~ (\~0.3 V) at high *V*~*IN*~ is lowered compared to *V*~*OUT*~ (\~1.1 V) at high *V*~*IN*~ before acetone vapor exposure. The shift of the VTC under acetone vapor exposure occurs because the magnitude of *I*~*D*~ in the p-TFT decreases upon acetone exposure as shown in [Fig. 2c](#f2){ref-type="fig"}, while *I*~*D*~ in the ambipolar TFT remains the same. The larger hysteresis in VTCs under acetone vapor exposure is due to the hysteresis in the p-TFT under acetone vapor exposure as shown in [Fig. 2a](#f2){ref-type="fig"}. These changes in the inverter characteristics are reversible if the device is left under ambient conditions for a few min without acetone vapor exposure ([Supplementary Fig. S2](#S1){ref-type="supplementary-material"}). DC gains (\|d*V*~*OUT*~/d*V*~*IN*~\|) of the inverter are shown in [Fig. 3b](#f3){ref-type="fig"}. The maximum DC gain under acetone vapor exposure shows more than two-fold improvement compared to the maximum DC gain before acetone vapor exposure because of the improved p-TFT characteristics under acetone vapor exposure. The power dissipation in the inverter decreases at high *V*~*IN*~ under acetone vapor exposure ([Supplementary Fig. S1](#S1){ref-type="supplementary-material"}) due to the off-current decrease in the p-TFT under acetone vapor exposure.

Five-stage ROSCs, where five ambipolar and p-type SWCNT TFTs-based inverters are connected in a loop as shown in [Fig. 4a](#f4){ref-type="fig"}, were fabricated by inkjet printing. [Figure 4b](#f4){ref-type="fig"} shows a micrograph of the printed five-stage ROSC on a glass substrate. [Figure 4c](#f4){ref-type="fig"} shows output signals of the ROSC at *V*~*DD*~ = 5 V before and under acetone vapor exposure. The tip of the syringe for acetone vapor delivery was positioned in close proximity to the channel of the p-TFT in the last stage of the ROSC. The ROSC operated at an oscillation frequency of 3.14 kHz with peak-to-peak voltage (V~pp~) of 3.16 V before acetone vapor exposure, but was changed to an oscillation frequency of 2.91 kHz with V~pp~ of 4.62 V under acetone vapor exposure as shown in [Fig. 4c](#f4){ref-type="fig"}. Oscillation frequencies of the printed ROSC were mostly limited by long *L* and large overlaps between gate and source/drain (S/D) electrodes. The relatively large values of *L* and gate overlaps, in this work, were chosen to avoid device failures which may be caused by utilization of inkjet printing for electrodes patterning, thus the oscillation frequencies can be further increased by optimized design of the device[@b5]. The decrease in off-current of the p-TFT also enhances the swing of output signals of the ROSC as described in the case of the inverter under acetone vapor exposure. The enhanced voltage swing of the ring oscillator under exposure to acetone is largely a result of a favorable shift in threshold voltage of the p-TFT, which improves inverter performance (both voltage swing and noise margin). The use of circuits such as ring oscillators rather than discrete devices as sensors imparts concurrent signal processing functionality. In particular, the sensor response includes a frequency shift or a voltage amplitude change instead of only a current change in traditional discrete transistor sensors.

NAND logic gates, which are composed of four printed TFTs (two p-TFTs connected in parallel and two ambipolar TFTs connected in series) as shown in the circuit configuration in [Fig. 5a](#f5){ref-type="fig"}, were also fabricated to further demonstrate the potential of the combination of printed ambipolar and p-type SWCNT TFTs in logic circuits. [Figure 5b](#f5){ref-type="fig"} displays an optical micrograph of the printed NAND logic gate on a glass substrate. Output signals of the NAND gate exhibit logic "0" only when both input signals are at logic "1", and show logic "1" in all other input cases as demonstrated in [Fig. 5c](#f5){ref-type="fig"}.

Conclusion
==========

Various complementary-like circuits have been realized by integrating ambipolar and p-type SWCNT TFTs three-dimensionally on the same glass substrate. Different doping conditions are achieved by employing the same channel material (SWCNTs) with an Al~2~O~3~ layer for ambipolar TFTs or exposure to air for p-TFTs. All patterns, which include electrodes, via holes, and semiconductors, in the circuits have been formed by cost-effective inkjet printing. In addition, the behavior of complementary-like ROSCs as chemical sensors has been investigated. Exposure to polar vapors such as acetone significantly alters the operating characteristics, which include changes in the voltage swing amplitude and oscillation frequency. The work presented here demonstrates that random network SWCNT semiconductors possess high potential for use in printed complementary/complementary-like circuits as well in chemically sensitive circuits.

Methods
=======

Device Fabrication
------------------

Glass substrates (AF 32 eco, SCHOTT) were cleaned by sequential sonication in acetone, methanol, and 2-propanol for 3 min each. Commercial Ag nano-particle ink (SOLSYS EMD5603, Sun Chemical Corporation) was deposited by inkjet printing for bottom gate electrodes of ambipolar SWCNT TFTs after UV O~3~ surface treatment for 5 min on the substrates. After the gate printing, the substrates were placed on a hot plate in air at 200 °C for 30 min. An Al~2~O~3~ gate dielectric (43 nm) for ambipolar SWCNT TFTs was deposited by atomic layer deposition (ALD) (Cambridge Nanotech) at 220 °C. Photoresist (AZ 5209-E) serving as an etch mask was spin coated on the Al~2~O~3~ layer, then acetone was inkjet printed five times sequentially for via hole pattering. Via holes were created for connections between ambipolar and p-type TFT gate electrodes by wet etching with diluted buffered oxide etch (BOE) (H~2~O:BOE = 40:1) for 2 min. After removal of the remaining photoresist by acetone, the surface of the dielectric layer was treated with UV O~3~ for 10 min to promote wetting of SWCNT inks[@b48]. SWCNTs (with \>98% semiconducting SWCNTs prepared by density gradient ultracentrifugation)[@b49][@b50] dispersed in 1-cyclohexyl-2-pyrrolidone[@b51] (Sigma-Aldrich) were inkjet printed on the dielectric layer for ambipolar semiconducting channels, followed by annealing on a hot plate in air at 200 °C for 30 min to remove residual solvent. Ag ink was inkjet printed to form S/D electrodes for ambipolar SWCNT TFTs, bottom gate electrodes for p-type SWCNT TFTs, and interconnects, followed by annealing on a hot plate in air at 200 °C for 30 min. A second Al~2~O~3~ layer (43 nm) was deposited on the samples by ALD at 220 °C for semiconductor conductivity conversion[@b36] and p-type SWCNT TFT gate dielectrics. Another via hole patterning, for connections between ambipolar and p-type TFT drain electrodes as well as connections between discrete inverter input and output terminals in ROSCs, was performed by the same process described above. After UV O~3~ surface treatment for 10 min, SWCNTs were deposited by inkjet printing for p-type semiconducting channels, followed by annealing on a hot plate in air at 200 °C for 30 min. Finally, Ag ink was printed to form S/D electrodes for p-type SWCNT TFTs and interconnects, followed by annealing on a hot plate in air at 200 °C for 30 min.

All patterns were formed by using a Fujifilm Dimatix DMP-2800 printer with a drop volume of 10 pL cartridge. All printing steps were performed under ambient conditions in a cleanroom. The drop spacing was chosen to be 30 μm for Ag electrode printing and 40 μm for SWCNT and acetone printing. The substrates were heated at 60 °C for Ag electrode printing, but were unheated for SWCNT and acetone printing. Further details on the preparation of the SWCNT ink is described in previous work[@b48].

Electrical Characterization of Devices
--------------------------------------

All measurements were conducted under ambient conditions. The characterization of discrete TFTs and inverters was performed using a HP 4155 C semiconductor parameter analyzer. The output signals of ROSCs and NAND gates were measured with a LeCroy WaveRunner 6030 oscilloscope. The input signals for NAND gates were generated using a Tektronix AWG 2005 arbitrary waveform generator. DC biases for ROSCs and NAND gates were supplied by the HP 4155C.

For characterization as a sensor, saturated acetone vapor in nitrogen was delivered to the channel of p-type SWCNT TFTs through a syringe using a Manostat Vera Varistaltic Pump Plus with a flow rate of 20 mL min^−1^. More details on the experimental setup for acetone vapor delivery are described in ref. [@b45].
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![Process flow of an inkjet printed inverter based on ambipolar and p-type SWCNTs, where ambipolar and p-type TFTs are on different planes.\
(i) Ag gate printing for the ambipolar TFT. (ii) Al~2~O~3~ gate dielectric deposition by ALD for the ambipolar TFT. (iii) Acetone printing on the photoresist coated sample for via hole patterning, followed by wet etching and photoresist removal. (iv) SWCNT printing for the ambipolar semiconducting channel. (v) Ag source/drain (for the ambipolar TFT) and gate (for the p-TFT) printing. (vi) Al~2~O~3~ gate dielectric deposition by ALD for the p-TFT. (vii) Acetone printing on the photoresist coated sample for another via hole patterning, followed by wet etching and photoresist removal. (viii) SWCNT printing for the p-type semiconducting channel. (ix) Ag source/drain printing for the p-TFT. The middle panel shows a schematic cross-section of the completed inkjet printed inverter.](srep39627-f1){#f1}

![(**a**) Transfer characteristics (*I*~*D*~ − *V*~*GS*~) of the p-type SWCNT TFT at *V*~*DS*~ = −0.5 V before and under acetone vapor exposure (*L* = 65 μm, *W* = 1406 μm). (**b**) Transfer characteristics of the ambipolar SWCNT TFT at *V*~*DS*~ = 0.5 V (*L* = 37 μm, *W* = 719 μm). (**c**) Output characteristics (*I*~*D*~ − *V*~*DS*~) of the p-type SWCNT TFT before and under acetone vapor exposure. (**d**) Output characteristics of the ambipolar SWCNT TFT in n-channel operation mode.](srep39627-f2){#f2}

![(**a**) Voltage transfer characteristics of the inverter based on ambipolar and p-type SWCNT TFTs before and under acetone vapor exposure. Inset shows a circuit diagram of the inverter. (**b**) DC gain (\|d*V*~*OUT*~/d*V*~*IN*~\|) of the inverter before and under acetone vapor exposure.](srep39627-f3){#f3}

![(**a**) Circuit diagram of a five-stage ROSC based on ambipolar and p-type SWCNT TFTs with a buffer stage. (**b**) Micrograph of the inkjet printed ROSC based on ambipolar (*L* = 59 μm, *W* = 1198 μm) and p-type (*L* = 32 μm, *W* = 609 μm) SWCNT TFTs. (**c**) Output signals of the ROSC before and under acetone vapor exposure.](srep39627-f4){#f4}

![(**a**) Circuit diagram and truth table of a NAND gate based on ambipolar and p-type SWCNT TFTs. (**b**) Micrograph of the inkjet printed NAND gate based on ambipolar (L = 59 μm, W = 1400 μm) and p-type (L = 69 μm, W = 696 μm) SWCNT TFTs. (**c**) Dynamic response of the NAND gate when 200 Hz input signals A and B are applied.](srep39627-f5){#f5}

###### Device characteristic parameters of the ambipolar and p-type (before and under acetone vapor exposure) SWCNT TFTs.

                                         mobility (cm^2^ V^−1^ s^−1^)   log (*I*~*on*~/*I*~*off*~)   *V*~*th*~(V)   S.S. (V/dec)  
  ------------------------------------- ------------------------------ ---------------------------- -------------- -------------- -------------
  p-TFT                                    before acetone exposure              5.9 ± 1.7            1.77 ± 0.21    0.84 ± 0.07    1.67 ± 0.29
  under acetone exposure                          7.3 ± 1.8                    2.36 ± 0.25           0.79 ± 0.22    0.99 ± 0.25   
  Ambipolar TFT (n-channel operation)             2.4 ± 0.4                    2.27 ± 0.23           1.75 ± 0.13    0.91 ± 0.17   

The parameters were extracted from 6 different devices for ambipolar and p-TFTs.
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